



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/884,487	06/18/2001	Jin-Ho Park	5649-608DV	5097

20792 7590 08/09/2002

MYERS BIGEL SIBLEY & SAJOVEC  
PO BOX 37428  
RALEIGH, NC 27627

EXAMINER

PIZIALI, JEFFREY J

ART UNIT	PAPER NUMBER
----------	--------------

2673

DATE MAILED: 08/09/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

09/884,487

Applicant(s)

PARK, JIN-HO

Examiner

Jeff Piziali

Art Unit

2673

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 17 May 2002.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 10-16 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 10-16 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 18 June 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.  
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

## Priority under 35 U.S.C. §§ 119 and 120

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☒ Certified copies of the priority documents have been received in Application No. 09/130,005.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

## Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other:

## DETAILED ACTION

### *Continued Examination Under 37 CFR 1.114*

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on May 17, 2002 has been entered.

### *Claim Rejections - 35 USC § 102*

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 10-16 are rejected under 35 U.S.C. 102(b) as being anticipated by Farrington et al. (US 5,325,283).

Regarding claim 10, Farrington discloses a multiple DC output voltage DC/DC converter comprising: a transformer [Fig. 2, 10] including a primary coil and a secondary coil that are coupled to one another by magnetic induction; and a switch [Fig. 2, Q2] that is connected to the primary coil and that controls current switching therein; wherein a first DC output voltage for external circuitry [Fig. 2, C<sub>IN</sub>] is generated from the primary coil and a second DC output voltage

Art Unit: 2673

for external circuitry [Fig. 2, S<sub>3</sub> & S<sub>4</sub>] is generated from the secondary coil (see Column 2, Line 53 - Column 3, Line 16).

Regarding claim 11, Farrington discloses a first rectifier [Fig. 2, D2 & C2] and a second rectifier [Fig. 2, D5 & CF], wherein the primary coil is connected between an input voltage and the switch, wherein the first rectifier is connected to the primary coil to generate the first DC output voltage for external circuitry therefrom and wherein the second rectifier is connected to the secondary coil to generate the second DC output voltage for external circuitry therefrom (see Column 2, Line 53 - Column 3, Line 16).

Regarding claim 12, Farrington discloses the first rectifier comprises a first diode [Fig. 2, D2] and a first capacitor [Fig. 2, C2] and wherein the second rectifier comprises a second diode [Fig. 2, D5] and a second capacitor [Fig. 2, CF] (see Column 2, Line 53 - Column 3, Line 16).

Regarding claim 13, Farrington discloses an inductor [Fig. 2, LM] that is coupled across the primary coil, wherein the first DC output voltage for external circuitry is generated from the primary coil and from the inductor (see Column 2, Line 53 - Column 3, Line 16).

Regarding claim 14, this claim is rejected under the reasoning applied in the above rejection of claims 10 and 13.

Regarding claim 15, Farrington discloses this claim is rejected under the reasoning applied in the above rejection of claim 11.

Regarding claim 16, Farrington discloses this claim is rejected under the reasoning applied in the above rejection of claim 12.

### ***Response to Arguments***

4. Applicant's arguments filed May 17, 2002 have been fully considered but they are not persuasive. The applicant contends the prior art of Farrington et al. (US 5,325,283) does not teach multiple output voltages for external circuitry. The examiner respectfully disagrees. Although the examiner stated in the final office action (dated April 18, 2002 -- paper no. 6), "While Farrington may not explicitly designate the voltages are output for use with other external circuitry; the pending claims make no mention of such external circuitry" (see page 4, first paragraph), the applicant apparently took this comment to be a specific suggestion of allowable subject matter. The examiner hereby apologizes for any such undue inference.

At the time of writing, the examiner's comment was simply meant as a brief explanation of how the applicant and examiner had come to hold disparate definitions of the term, "output voltage." Furthermore, when the examiner used the phrase, "other external circuitry," he did not intend to give the impression that Farrington fails to disclose outputting voltages to *any* external circuitry. Instead, the examiner was merely indicating that while Farrington may not explicitly disclose the exact same external circuitry uses/connections (i.e. specific output voltages [VDD, Von, and Voff] for an active matrix type liquid crystal display -- see page 1, first paragraph of

Art Unit: 2673

the pending specification, figure 5, and the abstract of the disclosure), Farrington does still disclose every limitation found in the pending claims.

Now, as to the newly added claim amendments: It is the examiner's position that "external circuitry" is a broad (not to mention, relative) term, and that Farrington does indeed teach generating first and second output voltages for external circuitry -- in so far as voltages fed to the capacitors [Fig. 2, C<sub>IN</sub>] and the switches [Fig. 2, S<sub>3</sub> & S<sub>4</sub>] can be considered as output voltages for external circuitry (see Column 2, Line 53 - Column 3, Line 16). That is to say, the aforementioned capacitors and switches constitute external circuitry at least in regards to Farrington's transformer [Fig. 2, 10]. By such reasoning, rejection of the claims is deemed proper and thereby maintained.

***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeff Piziali whose telephone number is (703) 305-8382. The examiner can normally be reached on Monday - Friday (6:30AM - 3PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on (703) 305-4938. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9314 for regular communications and (703) 872-9314 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-4700.



J.P.

August 8, 2002



BIPIN SHALWALA  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 200